1. Title: SAT-based Decision Procedures for Knowledge Representation and Formal Verification

Author: Armando Tacchella

Advisor: Proff. Enrico Giunchiglia and Mauro Di Manzo

Defense date: February 2001

Institution:Dipartimento di Informatica, Sistemistica e Telematica, Università degli Studi di Genova, Italia

Abstract: This work focuses on the development of computer procedures for automated deduction in the following logics:

The choice of the above logics was mainly dictated by the fact that several problems of interest in the fields of knowledge representation and formal verification can be naturally encoded using propositional logic, or its modal and quantified superclasses.

The contribution of this thesis is the design, the implementation and the experimental testing of three systems:

Each system embeds both state-of-the-art techniques, and new ideas and algorithms that were developed in the course of the thesis to improve on the current available decision procedures in all the logics that we review. As a result, SIM, *SAT and QuBE compare favorably with analogous systems from other researchers, and particularly:

The systems that we developed are interesting not only from the research perspective, but also from an application point of view. SIM is at the heart of two technology-transfer projects. The first one is THUNDER, an open architecture for SAT-based verification of hardware designs developed by the Logic Validation Technologies Group at the Israel Development Center of Intel Corp. An object oriented version of SIM (SIMO) has been recently integrated into THUNDER and used to debug the design of some Pentium IV components. THUNDER(SIMO) outperforms other traditional validation technologies [CF+01]. The second technology transfer project centered around SIM is in cooperation with Istituto per la Ricerca Scientifica e Tecnologica (IRST-ITC) in Trento and involves the integration of SIM into the NuSMV [CC+98] model checker, a tool for debugging and verifying hardware designs and software protocols.

On-line resources
SIM and QuBE homepages under Software Tools for Automated Reasoning (STAR) pages.
*SAT homepage, including source code distribution, manual, papers and more.

Bibliography
[BS97] R. J. Bayardo Jr. and R. C. Schrag. Using CSP Look-Back Techniques to Solve Real-World SAT instances. In Proc. of AAAI, pages 203--208. AAAI Press, 1997.
[CC+98] A. Cimatti, E. Clarke, F. Giunchiglia and M. Roveri. NuSMV: a new symbolic model checker. Journal on Software Tools for Technology Transfer, 2:4, pages 410--425, Springer Verlag, 2000.
[CF+01] F. Copty, L. Fix, Ranan Fraer, E. Giunchiglia, G. Kamhi, A. Tacchella and M. Y. Vardi. Benefits of Bounded Model Checking at an Industrial Setting. In Proc. of CAV, 2001.
[CGS98] M. Cadoli, A. Giovanardi, and M. Schaerf. An algorithm to evaluate quantified boolean formulae. In Proc. of AAAI, 1998.
[Fre95] J. W. Freeman. Improvements to propositional satisfiability search algorithms. PhD thesis, University of Pennsylvania, 1995 .
[Hor97] I. Horrocks. Optimizing Tableaux Decision Procedures for Description Logics. PhD thesis, University of Manchester, 1997.
[HS97] U. Hustadt and R.A. Schmidt. On evaluating decision procedures for modal logic. In \em Proc. of IJCAI, 1997.
[LA97] C. M. Li and Anbulagan. Heuristics Based on Unit Propagation for Satisfiability Problems. In Proc. of IJCAI, pages 366--371. Morgan-Kauffmann, 1997 .
[PS98] P. F. Patel-Schneider. DLP System Description. In Collected Papers from the International Description Logics Workshop (DL'98). CEUR Workshop Proceedings, 1998 .
[Zha97] H. Zhang. SATO: An efficient propositional prover. In Proc. of CADE, volume 1249 of LNAI, pages 272--275. Springer Verlag, 1997 .